Hao-Wei (Howard) Liang

Berkeley, CA | (510) 960-9840 | hao-wei.liang@berkeley.edu | Github | LinkedIn | Homepage

Education

University of California, Berkeley	Berkeley, CA
M.Eng. in Electrical Engineering and Computer Sciences	Aug. 2023 – May 2024
• Coursework: Advanced Digital IC Design, Grad Computer Architecture, Digita	l IC Design, ASIC Lab, IC Devices
Capstone Project: In-Sensor Adaptive Learning - Hyperdimensional Computing	g Based RISC-V Accelerator Design
National Taiwan University (NTU)	Taipei, Taiwan
B.S. in Electrical Engineering, GPA: 4.23/4.3, Major: 4.25/4.3	Sep. 2018 – Jan. 2023
• Coursework: Computer-aided VLSI System Design, Digital Integrated Circuit I	Design, Computer Architecture
FPGA Lab, Electronics, Switching Circuit and Logic Design, Signals and Syste	ms, Algorithms, Machine Learning
EXPERIENCE	
Lab for Data Processing Systems	EE Dept., NTU, Taiwan
Undergraduate Research Program, advised by Prof. Yi-Chang Lu	Feb. 2021 – Sep. 2022
• Designed an ASIC accelerator to speed up Monte Carlo (MC) simulations for H	leston Model option pricing.
- Implemented Uniform and correlated/uncorrelated bivariate Gaussian distribution	
- Constructed Python functions to visualize/verify the quality of random numb	
- Designed four-stage pipeline for each of the Heston Model MC core data path	
• Applied Stochastic Weight Averaging, improving the Pytorch basecaller, Bonito	
Energy-Efficient Circuits and Systems Lab	EE Dept., NTU, Taiwan
Undergraduate Research Program, advised by Prof. Tsung-Te Liu	Sep. 2021 – Jan. 2023
• Researched for keyword spotting and digital speech processing on edge devices.	
 Studied and evaluated the pros and cons of various machine learning models f Assisted in and experienced the TSMC 180nm tape-out flow of the keyword s 	
 Built and optimized a Python framework for voice activity detection algorithm. 	
Research Center for Information Technology Innovation	Academia Sinica, Taiwan
	,
 Part-Time Research Assistant, advised by Prof. Hsiang-Yun Cheng Studied and briefed research papers for in-memory and near-memory processing 	Apr. 2022 – Feb. 2023
 Developed near-memory processing architecture for recommendation system tra 	
- Utilized heterogeneous memory hierarchy (HBM and DIMM) to leverage data	0
- Proposed to address workload imbalance between processing elements by opti	
Project	
DV201 DISC V Drococcor Verileo Corres Innounc	Oct. – Dec. 2023
 RV32I RISC-V Processor Verilog, Genus, Innovus Designed a 3-stage RISC-V CPU with forwarding, branch prediction, and SRA 	
 Designed a 3-stage rule- v er e with forwarding, branch prediction, and SIAR Reduced cache miss rate by 48% with 2-way set-associative structure and LRU 	
• Won the performance design contest prize sponsored by Apple for EECS 251A	
Digital Audio Tape Recorder SystemVerilog, FPGA	
• Constructed a device that records sound using a microphone into SRAM and c	Nov. $-$ Dec. 2021
• Utilized the IP modules on FPGA such as audio CODEC through I2C and I2S	
• Implemented mode switch, the recorded audio can be switched to fast, slow, an	
	Jun. – Jul. 2021
 Image Processing/Displaying Filter Verilog, Design Compiler, Innovus Constructed an ASIC chip that stores the input image in on-chip SRAM and pro- 	
 Supported median filter with zero padding, census transform, and moving or set 	
• Implemented control to display the filtering region in raster-scan order after ev	
• Applied pipeline design to shorten critical path and improve PPA performance	·
Additional Information	

Programming Languages: Verilog, SystemVerilog, Python, C++, MATLAB, RISC-V Assembly **VLSI Related Tools:** VCS, NC-Verilog, SVA, Design Compiler, Innovus, PrimeTime, Virtuoso, SPICE, Lint, EPS **Awards:** NTU Dean's List Award (top 5% students in a semester) * 5 semesters **Honor:** Graduate Representative (top ten students of four years in NTU EE)